Mihai Sprinceana
Un forum de programare cu de toate. Va astept sa va inscrieti si sa deveniti moderatori. Oricine este binevenit aici sa se inscrie si sa aiba acces la informatie free! Fiecare este liber sa adauge proiecte programe free etc. Ajutati acest forum sa devina o comunitate puternica unde fiecare invata de la fiecare! Tot ce trebuie sa faceti este sa va inregistrati si fiecare contributie se poate dovedi utila in timp! Forumul este free informatia free dk aveti timp liber ajutati si pe ceilalti si invatati si voi in acelasi timp! Haideti sa facem ceva pt.a ne ajuta intre noi! Cititi regulament postare forum inainte de a posta!
Lista Forumurilor Pe Tematici
Mihai Sprinceana | Inregistrare | Login

POZE MIHAI SPRINCEANA

Nu sunteti logat.
Nou pe simpatie:
Cenusareasa
Femeie
24 ani
Bucuresti
cauta Barbat
28 - 61 ani
Mihai Sprinceana / Verilog / Sumator MUX 4:1 Moderat de Catalin, buivietkhoa1919upg, fireratbat, profu.info, sade5000
Autor
Mesaj Pagini: 1
Catalin
Moderator

Inregistrat: acum 18 ani
Postari: 19
//Sumator pentru un multiplexor cu 4 intrari si o iesire(MUX 4:1)

module sumator(out,i0,i1,i2,i3,s0,s1);  //declar iesiri finale apoi intrari
input i0,i1,i2,i3,s0,s1; //declaratia intrarilor
output out; //declaratia iesirii
assign out= ((~s0&~s1&i0)|(~s0&s1&i1)|(s0&s1&i2)|(s0&s1&i3));
endmodule

module simulare; //modulul de simulare
reg i0,i1,i2,i3,s0,s1; //declar registrii adica intrarile
wire out;  //de tip wire sunt iesirile- in cazul de fata am o singura iesire notata out
sumator x1(out,i0,i1,i2,i3,s0,s1); //apelul modulului sumator- intai se trec iesirile, apoi intrarile
initial
begin
// se iau toate combinatiile posibile de biti
i0=1'b0; i1=1'b0; i2=1'b0; i3=1'b0; s0=1'b0; s1=1'b0; //combinatia 0000
#5 i0=1'b0; i1=1'b0; i2=1'b0; i3=1'b1; s0=1'b0; s1=1'b0; //combinatia 0001
#5 i0=1'b0; i1=1'b0; i2=1'b1; i3=1'b0; s0=1'b0; s1=1'b0; //combinatia 0010
#5 i0=1'b0; i1=1'b0; i2=1'b1; i3=1'b1; s0=1'b0; s1=1'b0; //combinatia 0011
#5 i0=1'b0; i1=1'b1; i2=1'b0; i3=1'b0; s0=1'b0; s1=1'b0; //combinatia 0100
#5 i0=1'b0; i1=1'b1; i2=1'b0; i3=1'b1; s0=1'b0; s1=1'b0; //combinatia 0101
#5 i0=1'b0; i1=1'b1; i2=1'b1; i3=1'b0; s0=1'b0; s1=1'b0; //combinatia 0110
#5 i0=1'b0; i1=1'b1; i2=1'b1; i3=1'b1; s0=1'b0; s1=1'b0; //combinatia 0111
#5 i0=1'b1; i1=1'b0; i2=1'b0; i3=1'b0; s0=1'b0; s1=1'b0; //combinatia 1000
#5 i0=1'b1; i1=1'b0; i2=1'b0; i3=1'b1; s0=1'b0; s1=1'b0; //combinatia 1001
#5 i0=1'b1; i1=1'b0; i2=1'b1; i3=1'b0; s0=1'b0; s1=1'b0; //combinatia 1010
#5 i0=1'b1; i1=1'b0; i2=1'b1; i3=1'b1; s0=1'b0; s1=1'b0; //combinatia 1011
#5 i0=1'b1; i1=1'b1; i2=1'b0; i3=1'b0; s0=1'b0; s1=1'b0; //combinatia 1100
#5 i0=1'b1; i1=1'b1; i2=1'b0; i3=1'b1; s0=1'b0; s1=1'b0; //combinatia 1101
#5 i0=1'b1; i1=1'b1; i2=1'b1; i3=1'b0; s0=1'b0; s1=1'b0; //combinatia 1110
#5 i0=1'b1; i1=1'b1; i2=1'b1; i3=1'b1; s0=1'b0; s1=1'b0; //combinatia 1111
#5 i0=1'b0; i1=1'b0; i2=1'b0; i3=1'b0; s0=1'b0; s1=1'b1; //combinatia 0000
#5 i0=1'b0; i1=1'b0; i2=1'b0; i3=1'b1; s0=1'b0; s1=1'b1; //combinatia 0010
#5 i0=1'b0; i1=1'b0; i2=1'b1; i3=1'b0; s0=1'b0; s1=1'b1; //combinatia 0011
#5 i0=1'b0; i1=1'b0; i2=1'b1; i3=1'b1; s0=1'b0; s1=1'b1; //combinatia 0100
#5 i0=1'b0; i1=1'b1; i2=1'b0; i3=1'b0; s0=1'b0; s1=1'b1; //combinatia 0101
#5 i0=1'b0; i1=1'b1; i2=1'b0; i3=1'b1; s0=1'b0; s1=1'b1; //combinatia 0110
#5 i0=1'b0; i1=1'b1; i2=1'b1; i3=1'b0; s0=1'b0; s1=1'b1; //combinatia 0111
#5 i0=1'b0; i1=1'b1; i2=1'b1; i3=1'b1; s0=1'b0; s1=1'b1; //combinatia 1000
#5 i0=1'b1; i1=1'b0; i2=1'b0; i3=1'b0; s0=1'b0; s1=1'b1; //combinatia 1001
#5 i0=1'b1; i1=1'b0; i2=1'b0; i3=1'b1; s0=1'b0; s1=1'b1; //combinatia 1010
#5 i0=1'b1; i1=1'b0; i2=1'b1; i3=1'b0; s0=1'b0; s1=1'b1; //combinatia 1011
#5 i0=1'b1; i1=1'b0; i2=1'b1; i3=1'b1; s0=1'b0; s1=1'b1; //combinatia 1100
#5 i0=1'b1; i1=1'b1; i2=1'b0; i3=1'b0; s0=1'b0; s1=1'b1; //combinatia 1101
#5 i0=1'b1; i1=1'b1; i2=1'b0; i3=1'b1; s0=1'b0; s1=1'b1; //combinatia 1110
#5 i0=1'b1; i1=1'b1; i2=1'b1; i3=1'b0; s0=1'b0; s1=1'b1; //combinatia 1110
#5 i0=1'b1; i1=1'b1; i2=1'b1; i3=1'b1; s0=1'b0; s1=1'b1; //combinatia 1111

//se mai repeta acelasi lucru inca o data deoarece avem un sumator pe 2biti
#5 i0=1'b0; i1=1'b0; i2=1'b0; i3=1'b0; s0=1'b1; s1=1'b0;
#5 i0=1'b0; i1=1'b0; i2=1'b0; i3=1'b1; s0=1'b1; s1=1'b0;
#5 i0=1'b0; i1=1'b0; i2=1'b1; i3=1'b1; s0=1'b1; s1=1'b0;
#5 i0=1'b0; i1=1'b1; i2=1'b0; i3=1'b0; s0=1'b1; s1=1'b0;
#5 i0=1'b0; i1=1'b1; i2=1'b0; i3=1'b1; s0=1'b1; s1=1'b0;
#5 i0=1'b0; i1=1'b1; i2=1'b1; i3=1'b0; s0=1'b1; s1=1'b0;
#5 i0=1'b0; i1=1'b1; i2=1'b1; i3=1'b1; s0=1'b1; s1=1'b0;
#5 i0=1'b1; i1=1'b0; i2=1'b0; i3=1'b0; s0=1'b1; s1=1'b0;
#5 i0=1'b1; i1=1'b0; i2=1'b0; i3=1'b1; s0=1'b1; s1=1'b0;
#5 i0=1'b1; i1=1'b0; i2=1'b1; i3=1'b0; s0=1'b1; s1=1'b0;
#5 i0=1'b1; i1=1'b0; i2=1'b1; i3=1'b1; s0=1'b1; s1=1'b0;
#5 i0=1'b1; i1=1'b1; i2=1'b0; i3=1'b0; s0=1'b1; s1=1'b0;
#5 i0=1'b1; i1=1'b1; i2=1'b0; i3=1'b1; s0=1'b1; s1=1'b0;
#5 i0=1'b1; i1=1'b1; i2=1'b1; i3=1'b0; s0=1'b1; s1=1'b0;
#5 i0=1'b1; i1=1'b1; i2=1'b1; i3=1'b1; s0=1'b1; s1=1'b0;
#5 i0=1'b0; i1=1'b0; i2=1'b0; i3=1'b0; s0=1'b1; s1=1'b1;
#5 i0=1'b0; i1=1'b0; i2=1'b0; i3=1'b1; s0=1'b1; s1=1'b1;
#5 i0=1'b0; i1=1'b0; i2=1'b1; i3=1'b0; s0=1'b1; s1=1'b1;
#5 i0=1'b0; i1=1'b0; i2=1'b1; i3=1'b1; s0=1'b1; s1=1'b1;
#5 i0=1'b0; i1=1'b1; i2=1'b0; i3=1'b0; s0=1'b1; s1=1'b1;
#5 i0=1'b0; i1=1'b1; i2=1'b0; i3=1'b1; s0=1'b1; s1=1'b1;
#5 i0=1'b0; i1=1'b1; i2=1'b1; i3=1'b0; s0=1'b1; s1=1'b1;
#5 i0=1'b0; i1=1'b1; i2=1'b1; i3=1'b1; s0=1'b1; s1=1'b1;
#5 i0=1'b1; i1=1'b0; i2=1'b0; i3=1'b0; s0=1'b1; s1=1'b1;
#5 i0=1'b1; i1=1'b0; i2=1'b0; i3=1'b1; s0=1'b1; s1=1'b1;
#5 i0=1'b1; i1=1'b0; i2=1'b1; i3=1'b0; s0=1'b1; s1=1'b1;
#5 i0=1'b1; i1=1'b0; i2=1'b1; i3=1'b1; s0=1'b1; s1=1'b1;
#5 i0=1'b1; i1=1'b1; i2=1'b0; i3=1'b0; s0=1'b1; s1=1'b1;
#5 i0=1'b1; i1=1'b1; i2=1'b0; i3=1'b1; s0=1'b1; s1=1'b1;
#5 i0=1'b1; i1=1'b1; i2=1'b1; i3=1'b0; s0=1'b1; s1=1'b1;
#5 i0=1'b1; i1=1'b1; i2=1'b1; i3=1'b1; s0=1'b1; s1=1'b1;
end
initial
//afisare cu directiva $monitor
$monitor ($time," input=%b,%b,%b,%b,%b,%b output=%b",i0,i1,i2,i3,s0,s1,out);
endmodule


pus acum 18 ani
   
Pagini: 1  

Mergi la